Leakage Power Reduction Through Hybrid Multi-Threshold CMOS Stack Technique In Power Gating Switch
نویسندگان
چکیده
In this paper Two Hybrid digital circuit design techniques are produced as Hybrid MultiThreshold CMOS complete stack technique and Hybrid Multi-Threshold CMOS partial stack technique for reducing the leakage power dissipation in mode transistion.Tri-modal switch are performance depends on these two techniques reduce the leakage power dissipation. These technique are implemented in the CADENCE virtuoso tool to find the leakage power dissipation and propagation delay. This proposed Hybrid techniques are proved better leakage power reduction than the MTCMOS techniques. Keywords-MTCMOS,leakagepower,sleep transistor.
منابع مشابه
New Hybrid Digital Circuit Design Techniques for Reducing Subthreshold Leakage Power in Standby Mode
In this paper, four new hybrid digital circuit design techniques, namely, hybrid multi-threshold CMOS complete stack technique, hybrid multi-threshold CMOS partial stack technique, hybrid super cutoff complete stack technique and hybrid super cutoff partial stack technique, have been proposed to reduce the subthreshold leakage power dissipation in standby modes. Techniques available in literatu...
متن کاملA Survey on Leakage Power Reduction Techniques by Using Power Gating Methodology
As the technology moves into deep sub-micron region, the power consumption of the integrated circuit will be more. In the current technologies, the leakage power is the major part in the total power consumption. Power gating is a technique which is used to reduce the leakage power by shutting off the idle logic blocks using sleep transistors. Different power gating methods are available now. Th...
متن کاملیک راهکار جدید برای کاهش جریان نشتی در کلید های CMOS
CMOS switches are one of the main components of today's analog circuits. Among the many types of non-idealities that can affect the performance of the switch, its leakage current is of utmost importance. In order to reduce the leakage current or equally increase the OFF resistance of any switch, a novel technique is presented in this paper. The proposed technique employs the body effect to incr...
متن کاملDesign & Optimization of Finfet Based Schmitt Trigger Using Leakage Reduction Techniques
In this proposed work we are applying valuable power gating schemes to FinFET based Schmitt trigger to enhance its performance by reducing the leakage current in standby mode (off-state mode). The power gating schemes like Sleep Transistor approach and Multi-Threshold CMOS (MTCMOS) and Double-Threshold CMOS (DTCMOS) have been analysed and simulated which shows the tremendous reduction in the le...
متن کاملPower & Delay Analysis of D Flip Flop using MTCMOS Technique
This paper enumerates low power, high speed design of TSPC (True Single Phase Clocking) D flip-flop having less number of transistors. This technique allows circuit to achieve lowest power consumption with minimum transistor count. Design of low power device is now an essential field of research due to increase in demand of portable devices. In the circuit as the scaling increase the leakage po...
متن کامل